1/22




FIG._ 1A add "Memory"




FIG._1B rand "memory" + "circuit" +






FIG._3A "DECODER" > "ADDR DEC"

add "MEMORY" x2 +






Appln. No.: 09/129,675

Title: Flash EEPROM System with Programming Verification
Inventors: Harari Atty. Tel: (415) 318-1160

ANNOTATED SHEET


Filing Date: 8/5/98

Sheet 4 of 7




WRITE DATA PATH CONTROL


FIG._ 7 add" MEMORY



7/22



11/22



12/22

